A 1.4V 10b CMOS DC DAC in 0.Olmm’
نویسندگان
چکیده
0 . 1 8 ~ CMOS process. The DAC is optimized for circuit calibration in large ASICs and occupies 0.01034 mm’ (1 IOW x 9 4 ~ ) of die area. Creative layout and current mirroring techniques are implemented to minimize area while providing output current with sufficient headroom. The measured DNLfiNL is better than 0.7/0.75 LSB and OH2 LSB for 1.8V and 1.4V power supplies, respectively. The DAC consumes 3.96mW at 1.8V and 3.08mW at 1.4V.
منابع مشابه
Digitally Controlled Current-Mode DC-DC Converter IC
The main focus of this paper is the implementation of mixed-signal peak current mode control in low-power dc–dc converters for portable applications. A DAC is used to link the digital voltage loop compensator to the analog peak current mode loop. Conventional DAC architectures, such as flash or are not suitable due to excessive power consumption and limited bandwidth of the reconstruction filte...
متن کاملA 10-b, 500-MSample/s CMOS DAC in 0.6 mm
A 10-b current steering CMOS digital-to-analog converter (DAC) is described, with optimized performance for frequency domain applications. For sampling frequencies up to 200 MSample/s, the spurious free dynamic range (SFDR) is better than 60 dB for signals from dc to Nyquist. For sampling frequencies up to 400 MSample/s, the SFDR is better than 55 dB for signals from dc to Nyquist. The measured...
متن کاملA Single-Chip CMOS Digitally Synthesized 0-35 MHz Agile Function Generator
This paper describes the design and implementation of a single-chip digitally synthesized 0-35 MHz agile function generator. The chip comprises an integrated direct digital synthesizer (DDS) with a 10-bit onchip digital-to-analog converter (DAC) using an n-well single-poly triple-metal 0.5-μm CMOS technology. The main features of the chip include maximum clock frequency of 100 MHz at 3.3-V supp...
متن کاملA DC-Balanced, Partitioned-Block, 8B/10B Transmission Code
In this paper, an 8b/10b encoding serializer/deserializer (SerDes) circuit using a DC-balanced, partitioned block, 8b/10b transmission code was presented. The information format of this transmission code consists of packets which are variable in length and can be suitable for high speed applications. Serializer and deserializer blocks were designed separately. The serializer circuit gets the 8-...
متن کاملCmos 8-bit Binary Type Current-steering Dac
A CMOS 8-bit binary type current steering Digital to Analog Converter DAC with dynamic random return to zero technique to improve dynamic performance is presented in this paper. Current steering DAC has advantage of constant output impedance and high conversion rate. To demonstrate the proposed technique, 8 bit CMOS DAC is designed and layout is prepared in 90 nm technology. Computation of Inte...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004